首页> 外国专利> PREDICTING OUT-OF-ORDER INSTRUCTION LEVEL PARALLELISM OF THREADS IN A MULTI-THREADED PROCESSOR

PREDICTING OUT-OF-ORDER INSTRUCTION LEVEL PARALLELISM OF THREADS IN A MULTI-THREADED PROCESSOR

机译:预测多线程处理器中线程的指令级并行

摘要

Systems and methods for predicting out-of-order instruction-level parallelism (ILP) of threads being executed in a multi-threaded processor and prioritizing scheduling thereof are described herein. One aspect provides for tracking completion of instructions using a global completion table having a head segment and a tail segment; storing prediction values for each instruction in a prediction table indexed via instruction identifiers associated with each instruction, a prediction value being configured to indicate an instruction is predicted to issue from one of: the head segment and the tail segment; and predicting threads with more instructions issuing from the tail segment have a higher degree of out-of-order instruction-level parallelism. Other embodiments and aspects are also described herein.
机译:本文描述了用于预测在多线程处理器中执行的线程的无序指令级并行度(ILP)并对其优先级进行调度的系统和方法。一方面提供了使用具有头段和尾段的全局完成表来跟踪指令的完成的方法。将每个指令的预测值存储在经由与每个指令相关联的指令标识符索引的预测表中,该预测值被配置为指示指令被预测从头段和尾段之一发出。从尾段发出更多指令的预测线程具有更高程度的乱序指令级并行性。本文还描述了其他实施例和方面。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号