首页>
外国专利>
Concurrent noise and delay modeling of circuit stages for static timing analysis of integrated circuit designs
Concurrent noise and delay modeling of circuit stages for static timing analysis of integrated circuit designs
展开▼
机译:电路级的并行噪声和延迟建模,用于集成电路设计的静态时序分析
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems, apparatus, and methods of static timing analysis for an integrated circuit design in the presence of noise are disclosed. The integrated circuit design undergoing analysis may be partitioned into a plurality of subcircuit stages. Each subcircuit stage in the integrated circuit design may be modeled to include a model of at least one victim driver, at least one aggressor driver, at least one receiver, and an interconnect network. Associated with each subcircuit stage is a set of related edges of a design graph to compute signal propagation delay. For each subcircuit stage, full timing delays of each edge can be concurrently computed. This includes concurrently computing base timing delays for a nominal response to the at least one victim driver and the interconnect network and noise related timing delays in response to the at least one aggressor driver and the interconnect network.
展开▼