首页>
外国专利>
Multi-chip package including output enable signal generation circuit and data output control method thereof
Multi-chip package including output enable signal generation circuit and data output control method thereof
展开▼
机译:包括输出使能信号发生电路的多芯片封装及其数据输出控制方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An output enable signal generation circuit includes a latency decoder, a latch unit, a latency multiplexer, and an enable setting unit. The latency decoder is configured to decode a mode register set code and generate first and second CAS latency information. The latch unit is configured to output the latched first and second latency information as first and second latency signals. The latency multiplexer is configured to output the first or second latency signal as an output CAS latency signal in response to a chip select signal. The enable setting unit is configured to set an enable timing of an output enable signal.
展开▼