首页>
外国专利>
System and method for mapping state elements of a digital circuit for equivalence verification
System and method for mapping state elements of a digital circuit for equivalence verification
展开▼
机译:用于映射数字电路的状态元素以进行等效性验证的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems and methods for mapping state elements of digital circuits for equivalence verification are provided. One method for mapping state elements for equivalence verification between a first circuit and a second circuit includes (a) determining a first sequential depth from primary inputs and primary outputs of the first circuit and the second circuit to each state element thereof, wherein the first sequential depth is a minimum count of state elements along any path between two points of a circuit, (b) identifying and mapping first state elements of the first circuit and the second circuit having a unique first sequential depth, (c) determining a second sequential depth from the identified first state elements of the first circuit and the second circuit to the remaining state elements, (d) identifying second state elements of the first circuit and the second circuit having a unique second sequential depth, and (e) repeating (c) and (d) unless the process is no longer generating new unique mappings of state elements.
展开▼