首页> 外国专利> METHOD OF IMPLEMENTATION OF OPERATIONS multiplying two numbers in the modular-way presentation formats of floating point on a universal multi-core processors

METHOD OF IMPLEMENTATION OF OPERATIONS multiplying two numbers in the modular-way presentation formats of floating point on a universal multi-core processors

机译:在通用多核处理器上以浮点数的模块化表示形式将两个数字相乘的实现方法

摘要

FIELD: information technology.;SUBSTANCE: method is realised on a universal multi-core computer, having g k-bit cores, each facilitating a system of f operations which include algebraic multiplication and algebraic addition of numbers presented in position integer data formats. When facilitating multiplication operations, each number, multiplier and multiplicand, is presented in a modular-position format with a floating point in form of a (1+k+q·n)-element vector.;EFFECT: high rate of computation by replacing the operation of multiplying t-bit position mantissas of multiplicands with n concurrently executed operations of multiplying q-bit character positions of numbers in a residue number system.
机译:技术领域:信息技术;实质:该方法在具有g个k位核的通用多核计算机上实现,每个核促进f个运算的系统,这些运算包括以位置整数数据格式表示的数字的代数乘法和代数加法。便于进行乘法运算时,每个数字(乘数和被乘数)都以模数位置格式表示,并带有(1 + k + q·n)元素向量形式的浮点。效果:通过替换可实现较高的计算速度在残数系统中,将被乘数的t位位置尾数与n个同时执行的将q位字符位置数相乘的操作相乘。

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号