首页>
外国专利>
FORMAL VERIFICATION COVERAGE METRICS FOR CIRCUIT DESIGN PROPERTIES
FORMAL VERIFICATION COVERAGE METRICS FOR CIRCUIT DESIGN PROPERTIES
展开▼
机译:电路设计属性的正式验证覆盖率指标
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer-implemented method and non-transitory computer readable medium for circuit design verification. Formal verification is performed on a circuit design to prove a correctness of a property of the circuit design. The circuit design has a cone of influence representing a portion of the circuit design capable of affecting signals of the property. A proof core of the circuit design is identified, the proof core being a portion of the cone of influence that is sufficient to prove the correctness of the property. A coverage metric is generated that is indicative of a level of formal verification coverage provided by the property based on the proof core of the circuit design.
展开▼