首页> 外国专利> Method of designing fin-based transistor for power optimization

Method of designing fin-based transistor for power optimization

机译:基于鳍片的晶体管的功率优化设计方法

摘要

A method of designing a fin-based transistor for power optimization includes following steps. A planar field-effect transistor (planar-FET) design including a plurality of planar semiconductor devices is received. An initial fin field-effect transistor (FinFET) design including a plurality of fin-based semiconductor devices corresponding to the planar semiconductor devices is generated. A timing analysis is performed to the initial FinFET design to recognize at least a critical path and at least a non-critical path in the initial FinFET design. The non-critical path includes at least one of the fin-based semiconductor devices. The fin-based semiconductor device on the non-critical path is adjusted and thus a refined FinFET design is generated. A current required by the refined FinFET design is lower than a current required by the initial FinFET design.
机译:设计用于功率优化的基于鳍的晶体管的方法包括以下步骤。接收包括多个平面半导体器件的平面场效应晶体管(平面FET)设计。产生了包括与平面半导体器件相对应的多个基于鳍片的半导体器件的初始鳍片场效应晶体管(FinFET)设计。对初始FinFET设计执行时序分析,以识别初始FinFET设计中的至少一条关键路径和至少一条非关键路径。非关键路径包括基于鳍的半导体器件中的至少一个。调整非关键路径上的基于鳍的半导体器件,从而生成完善的FinFET设计。改进的FinFET设计所需的电流低于初始FinFET设计所需的电流。

著录项

  • 公开/公告号US9158886B1

    专利类型

  • 公开/公告日2015-10-13

    原文格式PDF

  • 申请/专利权人 UNITED MICROELECTRONICS CORP.;

    申请/专利号US201414450299

  • 发明设计人 CHIEN-HUNG CHEN;

    申请日2014-08-04

  • 分类号H01L21/66;G01R31/26;G06F17/50;

  • 国家 US

  • 入库时间 2022-08-21 15:23:38

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号