首页>
外国专利>
Integrated circuit product yield optimization using the results of performance path testing
Integrated circuit product yield optimization using the results of performance path testing
展开▼
机译:使用性能路径测试的结果来优化集成电路产品的良率
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed are embodiments of a method, system and computer program product for optimizing integrated circuit product yield by re-centering the manufacturing line and, optionally, adjusting wafer-level chip dispositioning rules based on the results of post-manufacture (e.g., wafer-level or module-level) performance path testing. In the embodiments, a correlation is made between in-line parameter measurements and performance measurements acquired during the post-manufacture performance path testing. Then, based on this correlation, the manufacturing line can be re-centered. Optionally, an additional correlation is made between performance measurements acquired during wafer-level performance testing and performance measurements acquired particularly during module-level performance path testing and, based on this additional correlation, adjustments can be made to the wafer-level chip dispositioning rules to further minimize yield loss.
展开▼