首页>
外国专利>
Hardware architecture and implementation of low power layered multi-level LDPC decoder
Hardware architecture and implementation of low power layered multi-level LDPC decoder
展开▼
机译:低功耗分层多级LDPC解码器的硬件架构和实现
展开▼
页面导航
摘要
著录项
相似文献
摘要
A layered LDPC decoder sorts and selects a subset of message entries for processing based on entry size. MIN1 and MIN2 values for each message entry in the subset are truncated, and either the truncated values or non-truncated values are combined with a symbol vector based on whether the subset of message entries includes a variable node associated with the layer being processed.
展开▼