首页> 外国专利> Transistors having stressed channel regions and methods of forming transistors having stressed channel regions

Transistors having stressed channel regions and methods of forming transistors having stressed channel regions

机译:具有应力沟道区的晶体管和形成具有应力沟道区的晶体管的方法

摘要

A method of forming a field effect transistor and a field effect transistor. The method includes (a) forming gate stack on a silicon layer of a substrate; (b) forming two or more SiGe filled trenches in the silicon layer on at least one side of the gate stack, adjacent pairs of the two or more SiGe filled trenches separated by respective silicon regions of the silicon layer; and (c) forming source/drains in the silicon layer on opposite sides of the gate stack, the source/drains abutting a channel region of the silicon layer under the gate stack.
机译:一种形成场效应晶体管的方法和场效应晶体管。该方法包括:(a)在衬底的硅层上形成栅极堆叠; (b)在栅极堆叠的至少一侧上的硅层中形成两个或更多个SiGe填充沟槽,两个或更多个SiGe填充沟槽的相邻对被硅层的各个硅区域分开; (c)在栅极叠层的相对侧上的硅层中形成源极/漏极,该源极/漏极邻接在栅极叠层下方的硅层的沟道区。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号