首页>
外国专利>
Implementing DRAM failure scenarios mitigation by using buffer techniques delaying usage of RAS features in computer systems
Implementing DRAM failure scenarios mitigation by using buffer techniques delaying usage of RAS features in computer systems
展开▼
机译:通过使用缓冲区技术来延迟计算机系统中RAS功能的使用,从而减轻DRAM故障情况
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method, system and computer program product are provided for implementing dynamic random access memory (DRAM) failure scenarios mitigation using buffer techniques delaying usage of RAS features in computer systems. A buffer is provided with a memory controller. Physical address data read/write failures are analyzed. Responsive to identifying predefined failure types for physical address data read/write failures, the buffer is used to selectively store and retrieve data.
展开▼