首页> 外国专利> Graphical method and product to assign physical attributes to entities in a high level descriptive language used for VLSI chip design

Graphical method and product to assign physical attributes to entities in a high level descriptive language used for VLSI chip design

机译:以用于VLSI芯片设计的高级描述性语言为实体分配物理属性的图形方法和产品

摘要

A layout for an integrated circuit is designed by assigning physical design attributes including locations to a selected subset of placeable objects in the circuit netlist, prior to any physical synthesis. A layout abstract is displayed in a graphical user interface to allow the designer to visually inspect a layout abstract which shows the selected objects at their assigned locations. After making any desired modifications to the object locations, the location information can be formatted as a synthesis input file. Physical synthesis is then carried out while maintaining fixed locations for the selected objects according to the assigned locations. Physical design attributes can include coordinates and an orientation. The selected subset of placeable objects can constitute an identified datapath of the integrated circuit design.
机译:在进行任何物理合成之前,通过将包括位置在内的物理设计属性分配给电路网表中所选可放置对象的子集,来设计集成电路的布局。布局摘要显示在图形用户界面中,以使设计人员可以目视检查布局摘要,该摘要显示了选定对象在其指定的位置。对对象位置进行任何所需的修改后,可以将位置信息格式化为合成输入文件。然后进行物理合成,同时根据分配的位置为所选对象保持固定位置。物理设计属性可以包括坐标和方向。所选择的可放置对象的子集可以构成集成电路设计的识别数据路径。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号