METHOD FOR ANALYZING CMOS DYNAMIC POWER DISSIPATION USING TEMPORAL PARALLEL SIMULATION

摘要

The present invention relates to a method for rapidly and accurately predicting dynamic power consumption through a simulation. Switching frequency information required for predicting dynamic power consumption is collected in parallel when at least two simulators are independently performed in parallel through a temporal parallel simulation.