首页>
外国专利>
Design for lifted LDPC codes with high parallelism, low error floor, and simple coding principles
Design for lifted LDPC codes with high parallelism, low error floor, and simple coding principles
展开▼
机译:具有高度并行性,低错误率和简单编码原理的提升LDPC码设计
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of data encoding is disclosed. An encoder receives a set of information bits and performs an LDPC encoding operation on the set of information bits to produce a codeword based on a matched lifted LDPC code. The matched lifted LDPC code is based on a commutative lifting group and includes a number of parity bits and a submatrix to determine values of the parity bits. An order of the lifting group (Z) corresponds with a size of the lifting. A determinant of the submatrix is a polynomial of the form: ga+(g0+gL)P, where g0 is the identity element of the group, g0=gL2k, and P is an arbitrary non-zero element of a binary group ring associated to the lifting group.
展开▼