首页>
外国专利>
Fractional-N All Digital Phase Locked Loop Incorporating Look Ahead Time To Digital Converter
Fractional-N All Digital Phase Locked Loop Incorporating Look Ahead Time To Digital Converter
展开▼
机译:小数N位全数字锁相环,集成了数字转换器的前瞻性时间
展开▼
页面导航
摘要
著录项
相似文献
摘要
A novel and useful look-ahead time to digital converter (TDC) that is applied to an all digital phase locked loop (ADPLL) as the fractional phase error detector. The deterministic nature of the phase error during frequency/phase lock is exploited to achieve a reduction in power consumption of the TDC. The look-ahead TDC circuit is used to construct a cyclic DTC-TDC pair which functions to reduce fractional spurs of the output spectrum in near-integer channels by randomly rotating the cyclic DTC-TDC structure so that it starts from a different point every reference clock thereby averaging out the mismatch of the elements. Associated rotation and dithering methods are also presented. The ADPLL is achieved using the look-ahead TDC and/or cyclic DTC-TDC pair circuit.
展开▼