HIGH-ORDER SIGMA DELTA FOR A DIVIDER-LESS DIGITAL PHASE-LOCKED LOOP

摘要

Described herein are technologies related to an implementation of a divider-less digital phase-locked loop (DPLL) that includes a loop response matching a higher order sigma delta.