首页>
外国专利>
Low power toggle latch-based flip-flop including integrated clock gating logic
Low power toggle latch-based flip-flop including integrated clock gating logic
展开▼
机译:低功耗基于触发器锁存器的触发器,包括集成的时钟门控逻辑
展开▼
页面导航
摘要
著录项
相似文献
摘要
Inventive aspects include integrated clock gating logic that can generate an internal glitch-free clock signal. Inventive aspects further include a toggle latch that is coupled to the integrated clock gating logic. The toggle latch can receive the internal clock signal from the integrated clock gating logic. The toggle latch can toggle and latch a data value responsive to the internal clock signal. The integrated clock gating logic can include a latch to latch a clock gating logic signal responsive to a clock signal. The clock gating logic signal can cause the internal clock signal to be quiescent when the input data to the flip-flop remains constant, thereby conserving power consumption.
展开▼