首页> 外国专利> Revising layout design through OPC to reduce corner rounding effect

Revising layout design through OPC to reduce corner rounding effect

机译:通过OPC修改布局设计以减少圆角效果

摘要

The present disclosure provides a method of fabricating a semiconductor device. A first layout design for a semiconductor device is received. The first layout design includes a plurality of gate lines and an active region that overlaps with the gate lines. The active region includes at least one angular corner that is disposed adjacent to at least one of the gate lines. The first layout design for the semiconductor device is revised via an optical proximity correction (OPC) process, thereby generating a second layout design that includes a revised active region with a revised corner that protrudes outward. Thereafter, the semiconductor device is fabricated based on the second layout design.
机译:本公开提供了一种制造半导体器件的方法。接收用于半导体器件的第一布局设计。第一布局设计包括多条栅极线和与栅极线重叠的有源区。有源区包括至少一个角拐角,该至少一个角拐角设置成与至少一条栅极线相邻。经由光学邻近校正(OPC)工艺来修改用于半导体器件的第一布局设计,从而生成第二布局设计,该第二布局设计包括具有向外突出的经修改的角部的经修改的有源区域。此后,基于第二布局设计来制造半导体器件。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号