首页>
外国专利>
SCALABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING
SCALABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING
展开▼
机译:数字信号处理的可扩展架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
Architecture is described for implementing digital signal processors, defined by a plurality of physically distinct processing modules connected by high speed digital interconnections in which a first plurality of first modules have a plurality of analog or digital signal inputs and arranged to perform a first set of digital processing functions and produce a first plurality of digital interconnection outputs, a second plurality of second modules are arranged to receive the first plurality of digital interconnection outputs and perform a second set of digital processing functions and produce a second plurality of digital interconnection outputs, and a third plurality of third modules are arranged to receive the second plurality of digital interconnection outputs and perform a third set of digital processing functions and produce a plurality of analog or digital signal outputs, wherein the architecture is scalable by selection of the number of first modules, the number of second modules and the number of third modules and the interconnections between them such that the signal processing required of a digital signal processor is achieved through the distribution of the processing over the combination of the selected numbers of first, second and third modules.
展开▼