首页> 外国专利> LOGIC CIRCUIT BASED ON SPIN VALVES OF THE SPIN-POLARIZED SUPERCURRENT TYPE AND CIRCUIT INTEGRATING SUCH LOGIC GATES

LOGIC CIRCUIT BASED ON SPIN VALVES OF THE SPIN-POLARIZED SUPERCURRENT TYPE AND CIRCUIT INTEGRATING SUCH LOGIC GATES

机译：基于自旋极化超电流型自旋阀和集成此类逻辑门的电路的逻辑电路

页面导航

摘要
著录项
相似文献

摘要

This circuit (100) includes: an intermediate layer (103), made from a conductive material and configured according to a pattern; a first electrode and a plurality of electrodes, which includes at least second and third electrodes (126, 127, 128), each electrode including: A polarizer, made from a ferromagnetic material, placed at a particular point of the pattern of the intermediate layer, and having a magnetization; A superconducting layer, made of a superconducting material, arranged on the polarizer; and a control means (112) able to modify the magnetization of the polarizer of the second electrode; another control means (122) able to modify the magnetization of the polarizer of the third electrode; bias terminals for applying a bias signal; and, terminals for measuring an output signal, a level of the output signal being correlated with a mutual orientation of the first, second and third magnetizations.

机译：该电路（ 100 ）包括：中间层（ 103 ），由导电材料制成并根据图案进行配置;第一电极和多个电极，其至少包括第二和第三电极（ 126、127、128 ），每个电极包括：放置在特定点的由铁磁材料制成的偏振器中间层的图案具有磁化强度;由超导材料制成的超导层，布置在偏振器上;控制装置（ 112 ）能够改变第二电极的偏振器的磁化强度;另一个控制装置（ 122 ），能够改变第三电极的偏振器的磁化强度;用于施加偏置信号的偏置端子;以及用于测量输出信号的端子，该输出信号的电平与第一，第二和第三磁化的相互取向相关。 展开▼

著录项

公开/公告号US2017085269A1

专利类型

公开/公告日2017-03-23

原文格式PDF

申请/专利权人 THALES;CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE;
展开▼

申请/专利号US201515311417

发明设计人 JAVIER VILLEGAS;DENIS CRETE;
展开▼

申请日2015-05-15

分类号H03K19/195;H03K3/38;

国家 US

入库时间 2022-08-21 13:48:23

相似文献

专利

外文文献

中文文献

1. 逻辑电路、含逻辑电路的集成电路和操作集成电路的方法 [P] . 中国专利： CN102647180B . 2016.06.01

2. 逻辑电路、含逻辑电路的集成电路和操作集成电路的方法 [P] . 中国专利： CN102647180A . 2012-08-22

3. Logic circuit based on spin valves of the spin-polarized supercurrent type and circuit integrating such logic gates [P] . 美国专利： US9800248B2 . 2017-10-24

机译：基于自旋极化超电流型自旋阀的逻辑电路和集成这种逻辑门的电路

4. LOGIC CIRCUIT BASED ON SPIN VALVES OF THE SPIN-POLARIZED SUPERCURRENT TYPE AND CIRCUIT INTEGRATING SUCH LOGIC GATES [P] . 欧洲知识产权局专利： EP3143694A1 . 2017-03-22

机译：基于自旋极化超电流型自旋阀和集成此类逻辑门的电路的逻辑电路

5. LOGIC CIRCUIT BASED ON SPIN VALVES OF THE SPIN-POLARIZED SUPERCURRENT TYPE AND CIRCUIT INTEGRATING SUCH LOGIC GATES [P] . 世界知识产权组织专利： WO2015173403A1 . 2015-11-19

机译：基于自旋极化超电流型自旋阀和集成此类逻辑门的电路的逻辑电路

1. DESIGN OF TWO-PHASE SINUSOIDAL POWER CLOCK AND CLOCKED TRANSMISSION GATE ADIABATIC LOGIC CIRCUIT [J] . Wang Pengjun, Yu Junjun 电子科学学刊（英文版） . 2007,第002期

2. DESIGN OF TWO-PHASE SINUSOIDAL POWER CLOCK AND CLOCKED TRANSMISSION GATE ADIABATIC LOGIC CIRCUIT [J] . Wang, Pengjun, Yu, 电子科学学刊：英文版 . 2007,第002期

3. Electron spin for classical information processing: a brief survey of spin-based logic devices, gates and circuits [J] . Bandyopadhyay S, Cahay M Nanotechnology . 2009,第41期

4. Wide operating window spin-torque majority gate towards large-scale integration of logic circuits [J] . Adrien Vaysset, Odysseas Zografos, Mauricio Manfrini, AIP Advances . 2018,第5期

5. Design of High-Speed Logic Circuits with Four-Step RRAM-Based Logic Gates [J] . Cui Xiaole, Ma Xiao, Lin Qiujun, Circuits, systems, and signal processing . 2020,第6期

6. MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems [C] . Mahmoudi Hiwa, Sverdlov Viktor, Selberherr Siegfried 2012 Proceedings of the European Solid-State Device Research Conference. . 2012

7. Transmission gate based logic for differential power analysis resistant circuits. [D] . Narasimha Char, Srinidhi. 2007

8. A modular cell-based biosensor using engineered genetic logic circuits to detect and integrate multiple environmental signals [O] . Baojun Wang, Mauricio Barahona, Martin Buck -1

9. Electron spin for classical information processing: a brief survey of spin-based logic devices, gates and circuits [O] . Supriyo Bandyopadhyay, Marc Cahay 2009

1. Logic Picture-Based Dynamic Power Estimation for Unit Gate-Delay Model CMOS Circuits [J] . Omnia S. Ahmed ,Mohamed F. Abu-Elyazeed ,Mohamed B. Abdelhalim . 电路与系统（英文） . 2013,第3期

2. Design of quaternary logic circuits based on source-coupled logic [J] . 吴海霞 ,屈晓楠 ,蔡起龙 . 北京理工大学学报：英文版 . 2013,第1期

3. Design of systolic B^N circuits in Galois fields based on quaternary logic [J] . 吴海霞 ,屈晓楠 ,何易瀚 . 北京理工大学学报：英文版 . 2014,第1期

4. 用集成模块和逻辑电路构成的ＰＷＭ逆变器控制电路 [C] . 叶家金 . 第三届交流电机调速传动学术会议 . 1993

5. 可逆逻辑门与可逆逻辑电路的Petri网建模与分析 [A] . 刘洋 . 2010