High speed SAR ADC using comparator output triggered binary-search timing scheme and bit-dependent DAC settling

摘要

A method of increasing SAR ADC conversion rate and reducing power consumption by employing a new timing scheme and minimizing timing delay for each bit-test during binary-search process. The high frequency clock input requirement is eliminated and higher speed rate can be achieved in SAR ADC.