首页> 外国专利> System with a high power chip and a low power chip having low interconnect parasitics

System with a high power chip and a low power chip having low interconnect parasitics

机译:具有具有低互连寄生效应的高功率芯片和低功率芯片的系统

摘要

An IC system includes low-power chips, e.g., memory chips, located proximate one or more higher power chips, e.g., logic chips, without suffering the effects of overheating. The IC system may include a high-power chip disposed on a packaging substrate and a low-power chip embedded in the packaging substrate to form a stack. Because portions of the packaging substrate thermally insulate the low-power chip from the high-power chip, the low-power chip can be embedded in the IC system in close proximity to the high-power chip without being over heated by the high-power chip. Such close proximity between the low-power chip and the high-power chip advantageously shortens the path length of interconnects therebetween, which improves device performance and reduces interconnect parasitics in the IC system.
机译:IC系统包括低功率芯片,例如存储器芯片,其位于一个或多个更高功率芯片(例如逻辑芯片)附近,而没有遭受过热的影响。该IC系统可以包括布置在封装基板上的高功率芯片和嵌入在封装基板中以形成堆叠的低功率芯片。由于封装基板的某些部分使低功率芯片与高功率芯片热绝缘,因此低功率芯片可以嵌入高功率芯片附近的IC系统中,而不会因高功率而过热芯片。低功率芯片和高功率芯片之间的这种紧密接近有利地缩短了它们之间的互连的路径长度,这改善了器件性能并减少了IC系统中的互连寄生效应。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号