首页> 外国专利> Systems and methods for encoding and decoding of check-irregular non-systematic IRA codes

Systems and methods for encoding and decoding of check-irregular non-systematic IRA codes

机译:用于校验和不规则非系统IRA码的编码和解码的系统和方法

摘要

Systems and methods for encoding and decoding check-irregular non-systematic IRA codes of messages in any communication or electronic system where capacity achieving coding is desired. According to these systems and methods, IRA coding strategies, including ones that employ capacity-approaching non-systematic IRA codes that are irregular and that exhibit a low error floor, are employed. These non-systematic IRA codes are particularly advantageous in scenarios in which up to half of coded bits could be lost due to channel impairments and/or where complementary coded bits are desired to transmit over two or more communications sub-channels. An encoder includes information bit repeaters and encoders, one or more interleavers, check node combiners, a check node by-pass and an accumulator. A decoder includes a demapper, one or more check node processors, an accumulator decoder, a bit decoder, and one or more interleavers/deinterleavers.
机译:在需要容量实现编码的任何通信或电子系统中,用于对消息的校验不规则非系统性IRA代码进行编码和解码的系统和方法。根据这些系统和方法,采用了IRA编码策略,包括采用不规则的容量接近的,非系统的IRA码并表现出低错误率的IRA编码策略。这些非系统性IRA代码在以下情况下特别有优势:由于信道损伤可能会丢失多达一半的编码位,并且/或者需要互补的编码位在两个或多个通信子信道上进行传输。一种编码器,包括信息比特转发器和编码器,一个或多个交织器,校验节点组合器,校验节点旁路和累加器。一种解码器,包括解映射器,一个或多个校验节点处理器,累加器解码器,位解码器以及一个或多个交织器/解交织器。

著录项

  • 公开/公告号US9509341B2

    专利类型

  • 公开/公告日2016-11-29

    原文格式PDF

  • 申请/专利权人 DIGITAL POWERRADIO LLC;

    申请/专利号US201514607043

  • 发明设计人 STYLIANOS PAPAHARALABOS;BRANIMIR R VOJCIC;

    申请日2015-01-27

  • 分类号H03M13/00;H03M13/11;H04L1/00;H03M13/25;H03M13/35;H03M13/37;H03M13/09;H03M13/15;H03M13/29;

  • 国家 US

  • 入库时间 2022-08-21 13:41:11

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号