首页> 外国专利> - - IRA SYSTEMS AND METHODS FOR ENCODING AND DECODING OF CHECK-IRREGULAR NON-SYSTEMATIC IRA CODES

- - IRA SYSTEMS AND METHODS FOR ENCODING AND DECODING OF CHECK-IRREGULAR NON-SYSTEMATIC IRA CODES

机译:-用于检查不规则非系统性IRA编码的IRA系统和方法

摘要

Capacity achieving code is checking of messages in the communication, or electronic systems that require non-uniform non-systems and methods for encoding and decoding the systematic IRA codes are provided. According to these systems and methods, the enhanced IRA coding strategy is employed (non-uniform, low dose error seen a floor - including those employing systemic IRA code box-access ratio). This non-systematic IRA codes are particular channel impairments to half (half) of coded bits (channel impairment) due to the subject to losses and / or complementary to the coding of bits to two or more communication sub-on the channels it transmitted an advantage in the required scenario. The encoder information bit repeater and an encoder, one or more interleavers, the check node coupler, a check node by-pass and includes an accumulator. The decoder comprises a de-mapper, the at least one check node processors, accumulator decoder, a bit decoder and one or more of the interleaver / deinterleaver.;
机译:容量实现代码是检查通信中的消息,或者是需要非均匀非系统的电子系统,并且提供了用于编码和解码系统IRA代码的方法。根据这些系统和方法,采用了增强的IRA编码策略(从地板上看到的非均匀,低剂量错误-包括那些采用系统性IRA码箱访问比的代码)。这种非系统性IRA码是由于遭受损失和/或补充了在其传输的信道上对两个或多个通信子比特的编码而造成的对编码比特一半(一半)的特殊信道损害(信道损害)。在所需方案中的优势。编码器信息比特转发器和编码器,一个或多个交织器,校验节点耦合器,校验节点旁路,并且包括累加器。解码器包括解映射器,至少一个校验节点处理器,累加器解码器,比特解码器和交织器/解交织器中的一个或多个。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号