首页>
外国专利>
FORMAL VERIFICATION DRIVEN POWER MODELING AND DESIGN VERIFICATION
FORMAL VERIFICATION DRIVEN POWER MODELING AND DESIGN VERIFICATION
展开▼
机译:正式验证驱动的功率建模和设计验证
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer-implemented method includes receiving a unit, wherein each unit includes one or more blocks. The computer-implemented method further includes selecting one or more input pins for each of said one or more blocks. The computer-implemented method further includes assigning a numerical value to each of said one or more input pins to yield at least one numerical sequence. The computer-implemented method further includes, for each numerical sequence of the at least one numerical sequence, performing a check on the numerical sequence to yield a number of fails. The computer-implemented method further includes determining a simulation condition for power modeling of the unit based on optimizing a numerical sequence with respect to the number of fails. The computer-implemented method further includes determining a number of design errors of the unit based on the simulation condition. A corresponding computer system and computer program product are also disclosed.
展开▼