首页>
外国专利>
FLOATING POINT ADDITION WITH EARLY SHIFTING
FLOATING POINT ADDITION WITH EARLY SHIFTING
展开▼
机译:浮点数加早平移
展开▼
页面导航
摘要
著录项
相似文献
摘要
A floating point adder includes leading zero anticipation circuitry 18 to determine a number of leading zeros within a result significand value of a sum of a first floating point operand and a second floating point operand. This number of leading zeros is used to generate a mask which in turn selects input bits from a non-normalized significand produced by adding the first significand value and the second significand value. The non-normalized significand is then normalized at the same time as the output rounding bits used to round the normalized significand value are generated by rounding bit generation circuitry 40. 展开▼