首页>
外国专利>
CO-PLANAR P-CHANNEL AND N-CHANNEL GALLIUM NITRIDE-BASED TRANSISTORS ON SILICON AND TECHNIQUES FOR FORMING SAME
CO-PLANAR P-CHANNEL AND N-CHANNEL GALLIUM NITRIDE-BASED TRANSISTORS ON SILICON AND TECHNIQUES FOR FORMING SAME
展开▼
机译:硅上共面P通道和N通道氮化镓基晶体管及其形成方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Techniques are disclosed for fabricating co-planar p-channel and n-channel gallium nitride (GaN)-based transistors on silicon (Si). In accordance with some embodiments, a Si substrate may be patterned with recessed trenches located under corresponding openings formed in a dielectric layer over the substrate. Within each recessed trench, a stack including a buffer layer, a GaN or indium gallium nitride (InGaN) layer, and a polarization layer may be selectively formed, in accordance with some embodiments. The p-channel stack further may include another GaN or InGaN layer over its polarization layer, with source/drain (S/D) portions adjacent the m-plane or a-plane sidewalls of that GaN or InGaN layer. The n-channel may include S/D portions over its GaN or InGaN layer, within its polarization layer, in accordance with some embodiments. Gate stack placement can be customized to provide any desired combination of enhancement and depletion modes for the resultant neighboring p-channel and n-channel transistor devices.
展开▼