首页>
外国专利>
LINK TRAINING TO RECOVER ASYNCHRONOUS CLOCK TIMING MARGIN LOSS IN PARALLEL INPUT/OUTPUT INTERFACES
LINK TRAINING TO RECOVER ASYNCHRONOUS CLOCK TIMING MARGIN LOSS IN PARALLEL INPUT/OUTPUT INTERFACES
展开▼
机译:链接训练以恢复并行输入/输出接口中的同步时钟时序保证金损失
展开▼
页面导航
摘要
著录项
相似文献
摘要
In accordance with embodiments disclosed herein, there is provided systems and methods for link training between a host device and a device. The host device includes a clock source, front-end circuitry, a duty cycle monitor (DCM), link training logic, and a duty cycle adjustor (DCA). The front-end circuitry is to transmit a training sequence and a forward clock signal to the device and is to receive a strobe signal from the device over a physical transmission media. The DCM is to monitor duty cycle of the strobe signal and duty cycle of the clock signal. The link training logic is to determine a adjustment to the clock signal and is to generate a control signal. The DCA is to receive the clock signal and the control signal and is to adjust the clock signal to generate an adjusted forward clock signal in view of the control signal.
展开▼