首页>
外国专利>
TAG ACCELERATOR FOR LOW LATENCY DRAM CACHE
TAG ACCELERATOR FOR LOW LATENCY DRAM CACHE
展开▼
机译:用于低延迟DRAM缓存的标签加速器
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems, apparatuses, and methods for implementing a tag accelerator cache are disclosed. A system includes at least a data cache and a control unit coupled to the data cache via a memory controller. The control unit includes a tag accelerator cache (TAC) for caching tag blocks fetched from the data cache. The data cache is organized such that multiple tags are retrieved in a single access. This allows hiding the tag latency penalty for future accesses to neighboring tags and improves cache bandwidth. When a tag block is fetched from the data cache, the tag block is cached in the TAC. Memory requests received by the control unit first lookup the TAC before being forwarded to the data cache. Due to the presence of spatial locality in applications, the TAC can filter out a large percentage of tag accesses to the data cache, resulting in latency and bandwidth savings.
展开▼