首页>
外国专利>
MINIMIZING TWO-STEP AND HARD STATE TRANSITIONS IN MULTI-LEVEL STT_MRAM DEVICES
MINIMIZING TWO-STEP AND HARD STATE TRANSITIONS IN MULTI-LEVEL STT_MRAM DEVICES
展开▼
机译:最小化多级STT_MRAM设备中的两步过渡和硬态过渡
展开▼
页面导航
摘要
著录项
相似文献
摘要
Data is stored in a multi-level MRAM (MLC MRAM) cell in a manner that reduces transition states that require high energy. A new data block is received, and the new data block is divided into one or more sub-groups of bits, with each sub-group comprising at least two bits. Each sub-group is assigned data bit locations in a memory store. The received bits are compared with sub-groups present at the data bit locations to determine subgroups of hot bits. For each subgroup of hot bits, an encoding flag value is determined by XORing their most significant bits. The most significant bits of each subgroup of hot bits are complemented and the encoding flag is SET. A data block is generated to establish a data group for each subgroup of hot bits including the subgroup of hot bits and the encoding flag for that subgroup.
展开▼