首页> 外国专利> MINIMIZING TWO-STEP AND HARD STATE TRANSITIONS IN MULTI-LEVEL STT_MRAM DEVICES

MINIMIZING TWO-STEP AND HARD STATE TRANSITIONS IN MULTI-LEVEL STT_MRAM DEVICES

机译:最小化多级STT_MRAM设备中的两步过渡和硬态过渡

摘要

Data is stored in a multi-level MRAM (MLC MRAM) cell in a manner that reduces transition states that require high energy. A new data block is received, and the new data block is divided into one or more sub-groups of bits, with each sub-group comprising at least two bits. Each sub-group is assigned data bit locations in a memory store. The received bits are compared with sub-groups present at the data bit locations to determine subgroups of hot bits. For each subgroup of hot bits, an encoding flag value is determined by XORing their most significant bits. The most significant bits of each subgroup of hot bits are complemented and the encoding flag is SET. A data block is generated to establish a data group for each subgroup of hot bits including the subgroup of hot bits and the encoding flag for that subgroup.
机译:数据以减少需要高能量的过渡状态的方式存储在多层MRAM(MLC MRAM)单元中。接收新的数据块,并将新的数据块划分为一个或多个比特子组,每个子组包括至少两个比特。每个子组都在存储器中分配了数据位位置。将接收到的位与数据位位置处的子组进​​行比较,以确定热位的子组。对于热位的每个子组,通过对其最高有效位进行异或来确定编码标记值。每个热比特子组的最高有效比特得到补充,编码标志为SET。生成数据块以为每个热位子组建立一个数据组,包括热位子组和该子组的编码标志。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号