首页> 外国专利> Method of manufacturing reverse conducting insulated gate bipolar transistor and reverse conducting insulated gate bipolar transistor

Method of manufacturing reverse conducting insulated gate bipolar transistor and reverse conducting insulated gate bipolar transistor

机译:反向导电绝缘栅双极晶体管的制造方法

摘要

IGBT and diode are formed with optimal electrical characteristics on the same semiconductor substrate. IGBT region and FWD region are provided on the same semiconductor substrate. There are a plurality of trenches at predetermined intervals in the front surface of an n type semiconductor substrate, and P-type channel regions at predetermined intervals in the longitudinal direction of the trench between neighboring trenches, thereby configuring a MOS gate. The p-type channel region and n type drift region are alternately disposed in longitudinal direction of the trench in the IGBT region. The p-type channel region and a p type spacer region are alternately disposed in the longitudinal direction of the trench in the FWD region. Pitch in longitudinal direction of the trench of p-type channel region in the IGBT region is shorter than pitch in longitudinal direction of the trench of p-type channel region in the FWD region.
机译:在同一半导体衬底上形成具有最佳电特性的IGBT和二极管。 IGBT区域和FWD区域设置在同一半导体基板上。在n型半导体衬底的前表面中以预定间隔存在多个沟槽,并且在相邻沟槽之间在该沟槽的纵向方向上以预定间隔存在P型沟道区域,从而构成MOS栅极。在IGBT区域中,p型沟道区域和n型漂移区域在沟槽的长度方向上交替地配置。在FWD区域中,p型沟道区域和p型间隔物区域在沟槽的长度方向上交替地配置。 IGBT区域中的p型沟道区域的沟槽的纵向的节距比FWD区域中的p型沟道区域的沟槽的纵向的节距短。

著录项

  • 公开/公告号JP6662429B2

    专利类型

  • 公开/公告日2020-03-11

    原文格式PDF

  • 申请/专利权人 富士電機株式会社;

    申请/专利号JP20180188508

  • 发明设计人 吉田 崇一;亀井 敏仁;野口 晴司;

    申请日2018-10-03

  • 分类号H01L29/739;H01L29/78;H01L29/861;H01L29/868;H01L21/336;H01L29/06;H01L21/8234;H01L27/06;

  • 国家 JP

  • 入库时间 2022-08-21 11:34:52

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号