首页>
外国专利>
TIMING MODEL, TIMING MODEL BUILDING METHOD, AND RELATED TOP-LEVEL ANALYSIS METHOD
TIMING MODEL, TIMING MODEL BUILDING METHOD, AND RELATED TOP-LEVEL ANALYSIS METHOD
展开▼
机译:时序模型,时序模型的构建方法以及相关的高层分析方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A timing model building method, for building a timing model corresponding to a gate-level netlist of a block, includes the following operations: utilizing a processor to generate an interface net of the gate-level netlist, where if the gate-level netlist comprises an unconstrained clock tree and boundary timing constraint information of the gate-level netlist does not comprise a timing constraint of the unconstrained clock tree, the interface net comprises none of cells of the gate-level netlist driven by the unconstrained clock tree; utilizing the processor to generate an identified internal net of the gate-level netlist, where the identified internal net is cross-coupled to the interface net; and utilizing the processor to generate the timing model according to the interface net and the identified internal net.
展开▼