首页>
外国专利>
COMMIT LOGIC AND PRECISE EXCEPTIONS IN EXPLICIT DATAFLOW GRAPH EXECUTION ARCHITECTURES
COMMIT LOGIC AND PRECISE EXCEPTIONS IN EXPLICIT DATAFLOW GRAPH EXECUTION ARCHITECTURES
展开▼
机译:在显式数据流图执行架构中提交逻辑和精确例外
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems and methods are disclosed for executing instructions with a block-based processor. Instructions can be executed in any order as their dependencies arrive, but the individual instructions are committed in a serial fashion. Further, exception handling can be performed by storing transient state for an instruction block and resuming by restoring the transient state. This allows programmers to see intermediate state for the instruction block before the subject block has committed. In one examples of the disclosed technology, a method of operating a processor executing a block-based instruction set architecture includes executing at least one instruction encoded for an instruction block, responsive to determining that an individual instruction of the instruction block can commit, advancing a commit frontier for the instruction block to include all instructions in the instruction block that can commit, and committing one or more instructions inside the advanced commit frontier.
展开▼