首页> 外国专利> SYSTEMS AND METHODS FOR IMPLEMENTING CORE LEVEL PREDICATION WITHIN A MACHINE PERCEPTION AND DENSE ALGORITHM INTEGRATED CIRCUIT

SYSTEMS AND METHODS FOR IMPLEMENTING CORE LEVEL PREDICATION WITHIN A MACHINE PERCEPTION AND DENSE ALGORITHM INTEGRATED CIRCUIT

机译:在机器感知和密集算法集成电路中实现核心级别预测的系统和方法

摘要

Systems and methods for implementing an integrated circuit with core-level predication includes: a plurality of processing cores of an integrated circuit, wherein each of the plurality of cores includes: a predicate stack defined by a plurality of single-bit registers that operate together based on one or more of logical connections and physical connections of the plurality of single-bit registers, wherein: the predicate stack of each of the plurality of processing cores includes a top of stack single-bit register of the plurality of single-bit registers having a bit entry value that controls whether select instructions to the given processing core of the plurality of processing cores is executed.
机译:用于实现具有核级预测的集成电路的系统和方法包括:集成电路的多个处理核,其中,多个核中的每个核包括:由多个基于单个运算器的寄存器定义的谓词堆栈,在多个单位寄存器的逻辑连接和物理连接中的一个或多个上,其中:多个处理核中的每个处理核心的谓词堆栈包括多个单位寄存器的堆栈顶部单位寄存器,其具有位输入值,其控制是否执行对多个处理核中的给定处理核的选择指令。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号