首页>
外国专利>
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
展开▼
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method are described for flushing a specified region of a memory side cache (MSC) within a multi-level memory hierarchy. For example, a computer system according to one embodiment comprises: a memory subsystem comprised of a non-volatile system memory and a volatile memory side cache (MSC) for caching portions of the non-volatile system memory; and a flush engine for flushing a specified region of the MSC to the non-volatile system memory in response to a deactivation condition associated with the specified region of the MSC.
展开▼