首页> 外文期刊>Pattern recognition and image analysis: advances in mathematical theory and applications in the USSR >Real-Time FPGA Implementation of a Small-Size-Object-Searching Algorithm
【24h】

Real-Time FPGA Implementation of a Small-Size-Object-Searching Algorithm

机译:小型对象搜索算法的实时FPGA实现

获取原文
获取原文并翻译 | 示例
       

摘要

An algorithm for searching for small-size objects against a terrestrial surface background is presented. The combination of flexibility of algorithm updating (programmability) with the high productivity provided by pipelined and parallel calculations became possible due to implementation of a computer on the basis of field programmable gate arrays. Image processing time on a breadboard model is 9 MB, which is ten times less than that on models that use digital signal processors.
机译:提出了一种在地面背景背景下搜索小型物体的算法。由于基于现场可编程门阵列的计算机的实现,算法更新的灵活性(可编程性)与流水线和并行计算所提供的高生产率相结合成为可能。面包板模型上的图像处理时间为9 MB,比使用数字信号处理器的模型少十倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号