首页> 外文期刊>SID International Symposium: Digest of Technology Papers >Pixel Parasitic Capacitance Modification with Embedded Gate Driver on Panel for a-Si High Resolution Technology Scheme
【24h】

Pixel Parasitic Capacitance Modification with Embedded Gate Driver on Panel for a-Si High Resolution Technology Scheme

机译:面板上具有嵌入式栅极驱动器的像素寄生电容修改,用于a-Si高分辨率技术方案

获取原文
获取原文并翻译 | 示例
       

摘要

The 2.4-inch VGA (332 ppi) has been fulfilled and demonstrated by a-Si technology with the modification of pixel parasitic capacitance and embedded a-Si gate driver on panel. With the pixel design regarding the compensation of parasitic capacitance of source line to pixel ITO electrode, the a-Si high resolution panel with 332 ppi meets the requirements of electrical and optical performance for TFTLCDs as a result. Also, it shows the opportunity for entry of a-Si high resolution technology with a lower cost process flow.
机译:2.4英寸VGA(332 ppi)已通过a-Si技术实现并得到了演示,该技术通过修改像素寄生电容和在面板上嵌入a-Si栅极驱动器来实现。通过关于补偿源极线到像素ITO电极的寄生电容的像素设计,结果,具有332 ppi的a-Si高分辨率面板可以满足TFTLCD的电气和光学性能要求。此外,它还显示了以较低的工艺流程引入a-Si高分辨率技术的机会。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号