Adaptive Equalizer with a Controller of a Minimally Admissible Differential Voltage of the Output Signal and Pseudodifferential Cascode Output Buffer for the 10-Gb/s Transmitter according to the 65-nm CMOS Technology

摘要

The adaptive equalizer presented in this article is developed as a component of a high-speed sequential transmitter used in a channel with a large signal damping coefficient. A controller integrated into this equalizer regulates the differential voltage of the output signal on the current correction depth of the intersymbol interference holding the specified minimally admissible differential voltage of the output signal invariable, which makes it possible to optimize the consumed power of the output buffer. A new in principle circuit of the pseudo-differential cascode output buffer with determinate jitter D_J = 1.572 ps, peak output differential voltage V_(DIFFPPMAX) = 1.9 V, and differential losses for reflection SDD22 = -8 dB at frequency F = 8.33 GHz is also developed for this equalizer. The equalizer is implemented according to the 65-nm CMOS technology providing data transfer at a rate of 10 Gb/s.