首页> 外文期刊>Lab on a chip >Packaging commercial CMOS chips for lab on a chip integration
【24h】

Packaging commercial CMOS chips for lab on a chip integration

机译:封装商用CMOS芯片以进行芯片实验室集成

获取原文
获取原文并翻译 | 示例
       

摘要

Combining integrated circuitry with microfluidics enables lab-on-a-chip (LOC) devices to perform sensing, freeing them from benchtop equipment. However, this integration is challenging with small chips, as is briefly reviewed with reference to key metrics for package comparison. In this paper we present a simple packaging method for including mm-sized, foundry-fabricated dies containing complementary metal oxide semiconductor (CMOS) circuits within LOCs. The chip is embedded in an epoxy handle wafer to yield a level, large-area surface, allowing subsequent photolithographic post-processing and microfluidic integration. Electrical connection off-chip is provided by thin film metal traces passivated with parylene-C. The parylene is patterned to selectively expose the active sensing area of the chip, allowing direct interaction with a fluidic environment. The method accommodates any die size and automatically levels the die and handle wafer surfaces. Functionality was demonstrated by packaging two different types of CMOS sensor ICs, a bioamplifier chip with an array of surface electrodes connected to internal amplifiers for recording extracellular electrical signals and a capacitance sensor chip for monitoring cell adhesion and viability. Cells were cultured on the surface of both types of chips, and data were acquired using a PC. Long term culture (weeks) showed the packaging materials to be biocompatible. Package lifetime was demonstrated by exposure to fluids over a longer duration (months), and the package was robust enough to allow repeated sterilization and re-use. The ease of fabrication and good performance of this packaging method should allow wide adoption, thereby spurring advances in miniaturized sensing systems.
机译:将集成电路与微流体技术相结合,可以使片上实验室(LOC)设备执行传感,使它们脱离台式设备。但是,对于小型芯片来说,这种集成具有挑战性,正如参考封装比较的关键指标简要回顾的那样。在本文中,我们提出了一种简单的封装方法,该方法包括在LOC内包含包含互补金属氧化物半导体(CMOS)电路的毫米尺寸的代工模具。该芯片被嵌入环氧树脂处理晶片中,以产生平坦的大面积表面,从而可以进行后续的光刻后处理和微流体集成。片外电连接是由用聚对二甲苯-C钝化的薄膜金属走线提供的。对聚对二甲苯进行构图,以选择性地暴露芯片的有源感应区域,从而实现与流体环境的直接相互作用。该方法可适应任何裸片尺寸,并自动使裸片平整并处理晶圆表面。通过封装两种不同类型的CMOS传感器IC来证明其功能,这是一种生物放大器芯片,其表面电极阵列连接到内部放大器以记录细胞外电信号,而电容传感器芯片则用于监视细胞粘附和生存能力。将细胞培养在两种芯片的表面上,并使用PC采集数据。长期培养(数周)显示包装材料具有生物相容性。通过在更长的持续时间(数月)中接触液体来证明包装的使用寿命,并且包装坚固,足以重复消毒和重复使用。这种封装方法的易加工性和良好的性能应使其能够被广泛采用,从而推动小型化传感系统的发展。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号