首页> 外文期刊>Nanoscience and Nanotechnology Letters >Circuits Design for Contactless Testing of Nano-Scale CMOS Devices and Circuits
【24h】

Circuits Design for Contactless Testing of Nano-Scale CMOS Devices and Circuits

机译:用于纳米级CMOS器件和电路的非接触式测试的电路设计

获取原文
获取原文并翻译 | 示例
           

摘要

In this letter, a contactless testing system for nano-scale CMOS devices is presented. It includes parameter-specific ring oscillators, modulator and demodulator with capacitive coupling, which can be fully integrated in a standard CMOS technology. These ring oscillators are used to monitor process variations, while their outputs are modulated and coupled to a demodulator for measurement. The circuits are designed and simulated in standard 40 nm CMOS technology and are able to work robustly against process variations. The system is suitable in contactless testing or built-in self-test for nano-scale CMOS technology with power consumption less than 1 mW and data-rate of 10 Mbps at 3 GHz carrier.
机译:在这封信中,提出了一种用于纳米级CMOS器件的非接触式测试系统。它包括带有电容耦合的特定参数环形振荡器,调制器和解调器,可以完全集成到标准CMOS技术中。这些环形振荡器用于监视过程变化,同时将其输出调制并耦合到解调器以进行测量。这些电路采用标准的40 nm CMOS技术进行设计和仿真,能够针对工艺变化进行稳健的工作。该系统适用于纳米级CMOS技术的非接触式测试或内置自测试,在3 GHz载波下功耗小于1 mW,数据速率为10 Mbps。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号