...
首页> 外文期刊>Microsystem technologies >Manufacturing costs for microsystems/MEMS using high aspect ratio microfabrication techniques
【24h】

Manufacturing costs for microsystems/MEMS using high aspect ratio microfabrication techniques

机译:使用高纵横比微制造技术的微系统/ MEMS的制造成本

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

The emphasis on high aspect ratio micromachining techniques for microsystems/MEMS has been mainly to achieve novel devices with, for example, high sensing or actuation performance. Often these utilize deep structures (100-1,000 μm) with vertical wall layers but with relatively modest spatial resolution (1-10 μm). As these techniques move from research to industrial manufacture, the capital cost of the equipment and the cost of device manufacture become important, particularly where more than one micromachining technique can meet the performance requirements. This paper investigates the layer-processing costs associated with the principal high aspect ratio micromachining techniques used in microsystems/ MEMS fabrication, particularly silicon surface micromachining, wet bulk etching, wafer bonding, Deep Reactive Ion Etching, excimer laser micromachining, UV LIGA and X-ray LIGA. A cost model (MEMS-COST) has been developed which takes the financial, operational and machine-dependent parameters of the different manufacturing techniques as inputs and calculates the layer-processing costs at the wafer and chip level as a function of demand volume. The associated operational and investment costs are also calculated. Cost reductions through increases in the wafer size and decreases in chip area are investigated, and the importance of packaging costs demonstrated.
机译:对用于微系统/ MEMS的高纵横比微加工技术的重视主要是为了实现具有例如高感测或致动性能的新型装置。通常,它们利用具有垂直壁层的深层结构(100-1,000μm),但具有相对适度的空间分辨率(1-10μm)。随着这些技术从研究转移到工业制造中,设备的资本成本和设备制造成本变得尤为重要,特别是在不止一种微加工技术可以满足性能要求的情况下。本文研究了与微系统/ MEMS制造中使用的主要高深宽比微加工技术相关的层处理成本,特别是硅表面微加工,湿体蚀刻,晶圆键合,深反应离子刻蚀,准分子激光微加工,UV LIGA和X-雷·里加已经开发了成本模型(MEMS-COST),该模型将不同制造技术的财务,操作和与机器相关的参数作为输入,并根据需求量计算晶片和芯片级别的层处理成本。还计算了相关的运营和投资成本。研究了通过增加晶圆尺寸和减少芯片面积来降低成本,并证明了封装成本的重要性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号