...
首页> 外文期刊>Journal of systems architecture >A novel reconfigurable router for QoS guarantees in real-time NoC-based MPSoCs
【24h】

A novel reconfigurable router for QoS guarantees in real-time NoC-based MPSoCs

机译:基于实时NOC的MPSoC中的QoS保证的新型可重构路由器

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a proposal and implementation of a multi-mode full-reconfigurable router for Network-on-Chip (NoC). First, the router supports a hybrid packet-switching architecture that is dynamically reconfigurable to exchange between wormhole and virtual cut-through switching schemes at run-time. Therefore, it reaches a higher average performance than wormhole switching, while decreasing the implementation cost in comparison with the virtual cut-through switching. Second, the router is equipped a Quality-of-Services (QoS)-driven arbiter. Therefore, the proposed solution not only guarantees the guaranteed-throughput service without reserving resources but also enhances the average performance for the best-effort service by using network resources efficiently based on the priority inheritance arbitration mechanism. Third, the router is enhanced with the dynamically deadline-aware rerouting mechanism. In contention situation, the router can configure the routing computation unit to reroute the packet to another path so as to reduce the waiting interval of the blocked packets. The router was designed at the Register Transfer Level and modeled using VHDL language and then synthesized with Xilinx Virtex-7 FPGA technology. The experimental results prove that the proposed router is reliable and can improve the average performance of different QoS loads significantly compared with the generic routers while the area and power overhead are acceptable. (C) 2019 Elsevier B.V. All rights reserved.
机译:本文提出了一种用于片上网(NOC)的多模全重型路由器的提案和实施。首先,路由器支持混合分组交换架构,该架构是动态可重新配置的,以在运行时在蠕虫孔和虚拟切割切换方案之间交换。因此,它比蠕虫切换达到更高的平均性能,同时降低了与虚拟剪切切换相比的实现成本。其次,路由器配备了服务质量(QoS)驱动的仲裁器。因此,所提出的解决方案不仅保证了保证的吞吐量服务而不保留资源,还通过基于优先级继承仲裁机制使用网络资源来增强最佳工作服务的平均性能。第三,通过动态截止日期感知重新路由机制增强了路由器。在争用情况下,路由器可以将路由计算单元配置为将分组重新路由到另一路径,以便降低阻塞分组的等待间隔。路由器设计在寄存器传输级别并使用VHDL语言建模,然后用Xilinx Virtex-7 FPGA技术合成。实验结果证明,该拟议路由器可靠,并且可以与通用路由器相比,可以提高不同QoS负载的平均性能,而该区域和电源开销是可接受的。 (c)2019年Elsevier B.V.保留所有权利。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号