...
首页> 外文期刊>Journal of computational and theoretical nanoscience >On Approach to Optimize Manufacturing of Bipolar Heterotransistors Framework Circuit of a Reducing Mixer to Increase Their Integration Rate. Influence Mismatch-Induced Stress
【24h】

On Approach to Optimize Manufacturing of Bipolar Heterotransistors Framework Circuit of a Reducing Mixer to Increase Their Integration Rate. Influence Mismatch-Induced Stress

机译:关于优化减少混合器双极异质晶体管框架电路的方法,以提高其集成速率。 影响不匹配引起的压力

获取原文
获取原文并翻译 | 示例
           

摘要

In this paper we introduce an approach to increase density of field-effect transistors framework a circuit of a reducing mixer. Framework the approach we consider manufacturing the inverter in heterostructure with specific configuration. Several required areas of the heterostructureshould be doped by diffusion or ion implantation. After that dopant and radiation defects should by annealed framework optimized scheme. We also consider an approach to decrease value of mismatch-induced stress in the considered heterostructure. We introduce an analytical approach to analyzemass and heat transport in heterostructures during manufacturing of integrated circuits with account mismatch-induced stress.
机译:在本文中,我们介绍了一种提高减速器框架框架电路的场效应晶体管密度的方法。 框架方法我们考虑使用特定配置在异质结构中制造变频器的方法。 通过扩散或离子植入掺杂异质结构的几个所需区域。 之后,在这种掺杂剂和辐射缺陷应通过退火框架优化方案。 我们还考虑一种方法来减少不匹配诱导的杂体结构中的不匹配诱导的应激的值。 我们介绍了一种分析方法来分析了在制造具有账户不匹配引起的应力的集成电路期间异质结构的分析和热传输。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号