...
首页> 外文期刊>Journal of computational and theoretical nanoscience >The Effect of Temperature on Nickel Deposited as an Underlayer Between Copper Filler and Silicon Wafer
【24h】

The Effect of Temperature on Nickel Deposited as an Underlayer Between Copper Filler and Silicon Wafer

机译:温度对铜填料和硅晶片之间沉积镍作为底层的影响

获取原文
获取原文并翻译 | 示例
           

摘要

Through silicon via (TSV) has garnered a lot of interest in the semiconductor industry due to its ability to provide the shortest interconnect path. The coefficient of thermal expansion (CTE) mismatch between the copper (Cu) interconnection filler and the silicon (Si) wafer result in reliability issues of the TSV system. This research proposed the introduction of an underlayer between the Cu filler and Si wafer in order to reduce the CTE mismatch in the TSV. The chosen underlayer is nickel (Ni) as it has a CTE value placed in between Cu and Si at 13 ppm/oC (Cu =17 ppm/oC,Si = 2.8 ppm/oC). The Ni layer was deposited using the electroless deposition process at different temperature of plating bath (75 °C, 85 °C, and 95 °C) and deposition time (20,40,and 60 minutes). The analysis of the microstructure of the Ni layer deposited on the Si wafer was characterized. The adhesion test was conducted using the ATM D3359 (Measuring Adhesion by Tape Test) Standard for coating adhesion test and the 4-Point Probe Test for the resistivity measurement. It was found that the optimum Ni plating temperature was at 85 °C based on its adhesion and high stability of plating bath. The resistivity test showed that the increased of Nickel underlayer thickness deposited between copper and Si wafer has slightly increased the resistivity.
机译:由于其提供最短互连路径,通过硅通孔(TSV)已经在半导体行业中获得了很多兴趣。铜(Cu)互连填料与硅(Si)晶片之间的热膨胀系数(CTE)不匹配导致TSV系统的可靠性问题。该研究提出了在Cu填充物和Si晶片之间引入底层,以减少TSV中的CTE失配。所选择的底层是镍(Ni),因为它具有13ppm / oc(Cu = 17ppm / oc,Si = 2.8ppm / oc)的Cu和Si之间的CTE值。在电镀浴(75℃,85℃和95℃)的不同温度下使用无电沉积工艺沉积Ni层,并沉积时间(20,40和60分钟)。特征在于沉积在Si晶片上的Ni层的微观结构的分析。使用ATM D3359(通过胶带测试的粘附性)标准进行粘合试验,用于涂层粘附试验和电阻率测量的4点探针试验。发现最佳Ni电镀温度基于其粘附和电镀浴的高稳定性,在85℃下。电阻率测试表明,铜和Si晶片之间沉积的镍底层厚度的增加略微增加了电阻率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号