首页> 外文期刊>Progress in Artificial Intelligence >A Fully Integrated Compact Outphasing CMOS Power Amplifier Using a Parallel-Combining Transformer with a Tuning Inductor Method
【24h】

A Fully Integrated Compact Outphasing CMOS Power Amplifier Using a Parallel-Combining Transformer with a Tuning Inductor Method

机译:一种完全集成的Compact Combos Outphising CMOS功率放大器,使用具有调谐电感器方法的并联组合变压器

获取原文
获取原文并翻译 | 示例
           

摘要

This work presents a compact on-chip outphasing power amplifier with a parallel-combining transformer (PCT). A series-combining transformer (SCT) and PCT are analyzed as power-combining transformers for outphasing operations. Compared to the SCT, which is typically used for on-chip outphasing combiners, the PCT is much smaller. The outphasing operations of the transformer combiners and class-D switching PAs are also analyzed. A tuning inductor method is proposed to improve the efficiency of class-D power amplifiers (PAs) with power-combining transformers in the out-of-phase mode. The proposed PA was implemented with a standard 0.18 mu m CMOS process. The measured maximum drain efficiency is 37.3% with an output power of 22.4 dBm at 1.7 GHz. A measured adjacent channel leakage ratio (ACLR) of less than -30 dBc is obtained for a long-term evolution (LTE) signal with a bandwidth of 10 MHz.
机译:这项工作介绍了一个紧凑的片上奥相能功率放大器,具有平行组合变压器(PCT)。 分析了一个系列组合变压器(SCT)和PCT作为用于突出操作的功率组合变压器。 与SCT相比,该SCT通常用于片上彼此组合器,PCT要小得多。 还分析了变压器组合器和D类交换PA的突出操作。 提出了一种调谐电感器方法,以提高电力组合变压器的D类功率放大器(PAS)的效率。 所提出的PA用标准的0.18μmcmos工艺实施。 测量的最大漏极效率为37.3%,输出功率为22.4 dBm,1.7 GHz。 获得具有小于-30dBc的相邻信道泄漏比(ACLR)对于具有10MHz的带宽的长期演进(LTE)信号。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号