Delay Reduction by Implementation of Voltage-Controlled Ring Oscillator with Reverse Substrate Bias

摘要

In this work, different ring VCO topologies and architectures are designed to improve the performance of the conventional VCO structure. A single-ended ring VCO is designed and implemented at different control voltages. The output frequency range observed is between 3.27 and 12.57 GHz with the control voltage ranging from 1 V to 0.5 V. The minimum delay measured is 17.8 picoseconds. The other architecture involves the reverse substrate-bias (SB) technique and differential structure for further improvement of the performance parameters of the VCO. All the topologies are designed in Cadence Virtuoso with gpdk 90 nm technology. The differential structure and reverse SB structure result in frequency ranges of 17.405 GHz to 10.982 GHz and 11.87 GHz to 13.77 GHz, respectively. The results demonstrate a minimum delay, and the power consumptions are 8.1 picoseconds and 62.42 μW for the differential configuration and 8.27 picoseconds and 32.96 μW for the reverse-substrate bias technique, respectively. Overall, the voltage-controlled ring oscillator with reverse substrate bias is most suitable for delay reduction.