首页> 外文期刊>ACM Transactions on Embedded Computing Systems >A Hardware Architecture for Real-Time Object Detection Using Depth and Edge Information
【24h】

A Hardware Architecture for Real-Time Object Detection Using Depth and Edge Information

机译:使用深度和边缘信息进行实时目标检测的硬件架构

获取原文
获取原文并翻译 | 示例
           

摘要

Emerging embedded 3D vision systems for robotics and security applications utilize object detection to perform video analysis in order to intelligently interact with their host environment and take appropriate actions. Such systems have high performance and high detection-accuracy demands, while requiring low energy consumption, especially when dealing with embedded mobile systems. However, there is a large image search space involved in object detection, primarily because of the different sizes in which an object may appear, which makes it difficult to meet these demands. Hence, it is possible to meet such constraints by reducing the search space involved in object detection. To this end, this article proposes a depth and edge accelerated search method and a dedicated hardware architecture that implements it to provide an efficient platform for generic real-time object detection. The hardware integration of depth and edge processing mechanisms, with a support vector machine classification core onto an FPGA platform, results in significant speed-ups and improved detection accuracy. The proposed architecture was evaluated using images of various sizes, with results indicating that the proposed architecture is capable of achieving real-time frame rates for a variety of image sizes (271 fps for 320 × 240, 42 fps for 640 × 480, and 23 fps for 800 × 600) compared to existing works, while reducing the false-positive rate by 52%.
机译:新兴的用于机器人技术和安全性应用程序的嵌入式3D视觉系统利用对象检测来执行视频分析,以与其主机环境进行智能交互并采取适当的措施。这样的系统具有高性能和高检测精度要求,同时要求低能耗,尤其是在处理嵌入式移动系统时。但是,物体检测涉及较大的图像搜索空间,这主要是由于物体可能出现的大小不同,这使得难以满足这些要求。因此,可以通过减少对象检测所涉及的搜索空间来满足这样的约束。为此,本文提出了深度和边缘加速搜索方法以及专用的硬件体系结构,该方法实施该方法可以为通用的实时对象检测提供有效的平台。深度和边缘处理机制的硬件集成,以及将支持向量机分类核心集成到FPGA平台上,可显着提高速度并提高检测精度。使用各种大小的图像对提出的体系结构进行了评估,结果表明,提出的体系结构能够实现各种图像大小的实时帧速率(320×240为271 fps,640×480为42 fps,23 800×600 fps)与现有作品相比,同时将误报率降低了52%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号