首页> 外文期刊>Journal of nanoscience and nanotechnology >Comparison of NMOSFET and PMOSFET Devices That Combine CESL Stressor and SiGe Channel
【24h】

Comparison of NMOSFET and PMOSFET Devices That Combine CESL Stressor and SiGe Channel

机译:结合CESL应力源和SiGe通道的NMOSFET和PMOSFET器件的比较

获取原文
获取原文并翻译 | 示例
           

摘要

Strained-Si technology could enhance the carrier mobility and improve the device performance. Contact-etch-stop-layer (CESL) structure with different stress and SiGe channel was fabricated with 90-nm technology. The electrical properties of N and PMOSFET devices combining CESL and SiGe channel were investigated. The short channel effects (SCE), such as drain-induced barrier lowering (DIBL), were also studied. Moreover, the stress contour in the SiGe channel has been simulated with TCAD to understand the relationship between stress distribution and device performance for different CESL structures. It is observed that the stress in the channel region was independent of the type of N or PMOSFET devices, but it was dependent on the CESL type and channel length. Based on the experimental and simulation results, it is confirmed that the device performance is associated with the stress in the channel, and the approach of CESL stressor and SiGe channel is shown to effectively improve the mobility of NMOSFETs and PMOSFETs.
机译:应变硅技术可以提高载流子迁移率并改善器件性能。采用90 nm技术制造了具有不同应力和SiGe沟道的接触蚀刻停止层(CESL)结构。研究了结合CESL和SiGe沟道的N和PMOSFET器件的电学特性。还研究了短沟道效应(SCE),例如漏极引起的势垒降低(DIBL)。此外,已经用TCAD对SiGe通道中的应力轮廓进行了模拟,以了解不同CESL结构的应力分布与器件性能之间的关系。可以看出,沟道区中的应力与N或PMOSFET器件的类型无关,但取决于CESL类型和沟道长度。根据实验和仿真结果,可以确定器件性能与沟道中的应力有关,并证明了采用CESL应力源和SiGe沟道的方法可以有效地提高NMOSFET和PMOSFET的迁移率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号