首页> 外文期刊>電子情報通信学会技術研究報告. 集積回路. Integrated Circuits and Devices >Architecture for compact and fast associative-memories with All-parallel nearest-match hamming-distance search
【24h】

Architecture for compact and fast associative-memories with All-parallel nearest-match hamming-distance search

机译:具有全并行最近匹配汉明距离搜索的紧凑而快速的关联存储器的体系结构

获取原文
获取原文并翻译 | 示例
           

摘要

Finding the nearest-match between an input-data word of W bit length and a number R of reference-data words is a basic operation for pattern recognition as well as data compression. Associative-memory architecture for Hamming-distance search, compact implementation and short nearest-matches times up to large distances is proposed. Main ideas are fast analog word comparison and self-adaptive winner-line-up amplification. A 0.6 um, 2-poly, 3-metal CMOS design with 32 rows and 128 columns verifies the key concepts.
机译:寻找W位长的输入数据字与R个参考数据字之间的最接近匹配是用于模式识别以及数据压缩的基本操作。提出了一种用于汉明距离搜索,紧凑的实现和较短的最近匹配时间(最大距离)的联想内存架构。主要思想是快速模拟单词比较和自适应赢家阵容放大。具有32行和128列的0.6 um,2-poly,3-metal CMOS设计验证了关键概念。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号