首页> 外文期刊>電子情報通信学会技術研究報告. 電子デバイス. Electron Devices >Double-gate poly-Si thin-film transistors fabricated using self-aligned technology
【24h】

Double-gate poly-Si thin-film transistors fabricated using self-aligned technology

机译:使用自对准技术制造的双栅极多晶硅薄膜晶体管

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

Double-gate TFTs having a buried bottom-gate were fabricated using a new self-aligned process. The photolithography for the top-gate was performed using the bottom-gate as the photo-mask and by exposing from the backside of the quartz wafer. We have been able to fabricate perfectly self-aligned double-gate TFTs using 4 photo-masks; bottom-gate, field isolation, contact hole and metalization. Drain current of about 3-fold the drain current of single-gate operation was obtained by double-gate operation. Current drive was also increased by thinning TFT active layer. The threshold voltage for the single-gate operation was able to be varied by changing the bias of the other gate. Uniformity in threshold voltage was improved by double-gate operation.
机译:使用新的自对准工艺制造了具有掩埋底栅的双栅TFT。使用底栅作为光掩模并通过从石英晶片的背面曝光进行顶栅的光刻。我们已经能够使用4个光掩模制造出完美的自对准双栅TFT。底栅,场隔离,接触孔和金属化。通过双栅极操作获得的漏极电流约为单栅极操作漏极电流的3倍。通过减薄TFT有源层也增加了电流驱动。单栅极操作的阈值电压可以通过改变另一个栅极的偏压来改变。通过双栅极操作改善了阈值电压的均匀性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号